收藏本站
Si5040
7. Loopback Modes
The Si5040 supports XFI Loopback, Lineside Loopback, and Looptime modes.
7.1. XFI Loopback
The Si5040 is configured in the XFI Loopback mode by writing to the ChipConfig1 register (Register 2). The Si5040
is configured in the XFI Loopback mode by writing to the ChipConfig1 register (Register 2). Data on the TD input is
retimed and output on the RD output. The clock recovered from the XFI data (TD) is used as the timing source for
the RD output. For this reason, RX VCOCAL (Register 8, Bit [2:1]) must be set to reference or auto mode. If the
data from the transmitter is not required at the TXDOUT output pins, it may be disabled by writing to the transmitter
Squelch bit in the dPath register (Register 156, bit 2). Data on the TD input is retimed and output on the RD output.
The clock recovered from the XFI data (TD) is used as the timing source for the RD output.
7.2. Lineside Loopback
The Si5040 is configured in the Lineside Loopback mode by writing to the ChipConfig1 register (Register 2). Data
received on the receiver input (RXDIN) is output on the transmitter (TXDOUT) output. Since in this mode the clock
recovered from the receiver input is used as the timing source for the transmit CMU, TX VCOCAL (Register 136,
Bit [2:1]) must be in reference or auto mode. If the data from the receiver is not required at the XFI interface, it may
be disabled by writing to the receiver Squelch bit in the dPath register (Register 28, bit 2).
8. Looptime Mode
The Si5040 supports looptime mode for applications in which it is desirable to time the transmitter off the receiver
clock. Data received at the XFI interface (TD) is retimed using the clock recovered from the receiver (RXDIN). As a
result of the transmit CMU jitter attenuation feature in the Si5040, with the appropriate setting of the CMU
bandwidth (set in Register 134), the jitter on the recovered clock is significantly attenuated so that the data on the
transmit output will be compliant with the datacom and telecom standards supported by the Si5040. A FIFO within
the data path accommodates any jitter differences between the serial data and the CMU line-rate clock. Looptime
mode is enabled by writing to the TxCmuConfig register (Register 134).
Rev. 1.3
33
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SI5402DC-T1-GE3 MOSFET N-CH D-S 30V 1206-8
SI5403DC-T1-GE3 MOSFET P-CH 30V 6A 1206-8
SI5432DC-T1-GE3 MOSFET N-CH 20V 6A 1206-8
SI5440DC-T1-GE3 MOSFET N-CH D-S 30V 1206-8
SI5441DC-T1-GE3 MOSFET P-CH D-S 20V 1206-8
SI5443DC-T1-GE3 MOSFET P-CH D-S 20V 1206-8
SI5468DC-T1-GE3 MOSFET N-CH D-S 30V 1206-8
SI5475BDC-T1-GE3 MOSFET P-CH 12V 6A 1206-8
相关代理商/技术参数
SI5040-D-GMR 制造商:Silicon Laboratories Inc 功能描述:XFP Transceiver 1TX 1RX 10Gbps 32-Pin LGA T/R 制造商:Silicon Laboratories Inc 功能描述:XFP TRANSCEIVER, PB FREE - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC TXRX XFP 10GBPS 32LGA
SI5040-D-ZM2 制造商:Silicon Laboratories Inc 功能描述:XFP TRANSCEIVER, PB FREE - Rail/Tube
SI5040-D-ZM6 制造商:Silicon Laboratories Inc 功能描述:XFP TRANSCEIVER - Rail/Tube
SI5040-D-ZM7 制造商:Silicon Laboratories Inc 功能描述:XFP TRANSCEIVER, PB FREE - Rail/Tube
SI5040-EVB 功能描述:BOARD EVAL SI5040 RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
SI5041-B-GM 制造商:Silicon Laboratories Inc 功能描述:10G DUAL CDR (REV B FOR PROTOTYPE ONLY, REV C FOR P - Rail/Tube
SI5041-B-GMR 制造商:Silicon Laboratories Inc 功能描述:10G DUAL CDR (REV B FOR PROTOTYPE ONLY, REV C FOR P - Tape and Reel
SI5041-C-GM 制造商:Silicon Laboratories Inc 功能描述:10G DUAL CDR, LEAD FREE - Rail/Tube